SantaClaraRecruiter Since 2001
the smart solution for Santa Clara jobs

ASIC Design Engineer

Company: P. Chappel Associates, Inc.
Location: Santa Clara
Posted on: June 22, 2022

Job Description:

Front-End ASIC Lead Design Engineer - Santa Clara, CA Unique opportunity to join an established international company in their US expansion. Working from the US headquarters, you will have the ability to be an impact player working with other exceptionally talented people. The Front-End ASIC Design Engineer will be a key person in this growing design department. Great opportunity to work on current, ongoing and upcoming new projects. Primary responsibilities include: - - - - - - - - - Work with customer, vendors and internal teams - - - - - - - - - Support customer's design through all phases of ASIC execution. - - - - - - - - - Ensure designs meets product performance requirements by performing related tasks. Contribute to microarchitecture, RTL design, synthesis, and timing closure. - - - - - - - - - Ensure deadline for project milestones are met. - - - - - - - - - Work effectively with internal teams, including verification, physical design, FPGA and firmware teams, some globally. - - - - - - - - - Display a results-focused attitude and accomplish Company/Team-goals. Job Requirements:Primary responsibilities include: - - - - - - - - - Work with customer, vendors and internal teams - - - - - - - - - Support customer's design through all phases of ASIC execution. - - - - - - - - - Ensure designs meets product performance requirements by performing related tasks. Contribute to microarchitecture, RTL design, synthesis, and timing closure. - - - - - - - - - Ensure deadline for project milestones are met. - - - - - - - - - Work effectively with internal teams, including verification, physical design, FPGA and firmware teams, some globally. - - - - - - - - - Display a results-focused attitude and accomplish Company/Team-goals. - Required/Desired Qualifications: - - - - - - - - - - Bachelor's Degree in EE or similar degree. - - - - - - - - - 8+ years of professional design experience. - - - - - - - - - Hands-on ASIC front-end design, ideally in design services environments (product backgrounds acceptable). - - - - - - - - - Skills Required - Micro-architecture at module/sub-system/chip-level; digital design of complex modules/sub-systems, with solid understanding of clock-domain crossings; integration of IPs/modules/sub-systems designed by internal/external teams; experience using AMBA bus protocols; System Verilog experience; Lint and CDC analysis; timing analysis; excellent debug skills; customer support. - - - - - - - - - Teamwork, dedication, collaborative, strong communications and interpersonal skills. - - - - - - - - - Ability to meet stringent deadlines and project timelines. - - - - - - - - - Skills Desired - Experience in at least few of these: CPU (preferably, ARM), or GPU, or DSP; low-power design and verification; peripheral interfaces such as CSI, I3C, USB, PCIe; FPGA. - - - - - - - - - - Experience dealing with international teams in a small company environment is desired

Keywords: P. Chappel Associates, Inc., Santa Clara , ASIC Design Engineer, Engineering , Santa Clara, California

Click here to apply!

Didn't find what you're looking for? Search again!

I'm looking for
in category
within


Log In or Create An Account

Get the latest California jobs by following @recnetCA on Twitter!

Santa Clara RSS job feeds